Eur päisches Patentamt

European Patent Office

Office européen des brevets



(11) **EP 0 700 063 A1**

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication: 06.03.1996 Bulletin 1996/10

(51) Int. Cl.⁶: **H01J 1/30**, H01J 9/02, H01J 31/12

(21) Application number: 94113601.2

(22) Date of filing: 31.08.1994

(84) Designated Contracting States: **DE FR GB**

(71) Applicant: International Business Machines Corporation Armonk, N.Y. 10504 (US)

(72) Inventors:

Greschner, Johann, Dr.
 D-72124 Pliezhausen (DE)

- Pleshko, Peter, Dr.
 Staatsburg N.Y. 12580 (US)
- Schmid, Gerhard, Dr.
 D-70771 Leinfelden-Echterdingen (DE)
- (74) Representative: Schäfer, Wolfgang, Dipl.-Ing. IBM Deutschland Informationssysteme GmbH Patentwesen und Urheberrecht D-70548 Stuttgart (DE)

(54) Structure and method for fabricating of a field emission device

(57)The invention generally relates to the technical field of devices using the effect to emit electrons out of a solid into vacuum due to high electric field strength. Such devices are usually called field emission devices. The invention relates more specifically to the structure of a field emission device, to the method of fabricating a field emission device, and to the use of a multitude of field emission devices in the technical field of flat panel displays. The inventive structure of a field emission device (15) comprises an individual series resistor for each electron emitting tip (1), wherein the series resistor is formed by the tip (1) itself. The tip (1) comprises a body (9) of a first material with high resistivity and an at least partial coating (7) of a second material with low work function, wherein the body (9) of the first material forms the series resistor and the coating (7) of the second material provides for electron emission. The method for fabricating a field emission device (15) uses depositing and sacrificial layer etch back techniques to provide easy and precise control of tip height and shape and also easy and precise control of the tip-to-gate distance and geometry.




FIG. 2

EP 0 700 063 A1

20

30

40

45

50

55

Description

Technical Field

The present invention relates to the technical field of devices using the effect to emit electrons out of a solid into vacuum due to high electric field strength. Such devices are usually called "field emission devices". The invention relates to the structure of a field emission device, to the method of fabricating a field emission device, and, more specifically, to the use of a multitude of field emission devices in the technical field of flat panel displays.

Background Art

Field emission devices can be used to replace conventional thermal emission devices as electron sources for e.g. scanning electron microscopes, high performance and high frequency vacuum tubes, and, more general, for vacuum microelectronic devices.

In recent years there has been a growing interest in using miniaturized field emission devices in the technical field of flat panel displays. A miniaturized device which uses a multitude of tips or microtips for electron emission simultaneously and which achieves high electric field strengths, by applying fairly low voltages due to tip-to-electrode distances in the micron range was firstly proposed by C.A. Spindt in Journal of Applied Physics, Vol. 39 (1968), No. 7, pages 3504 - 3505. Several publications by the same author and by others followed over the last twenty years. A comprehensive review is given in IEEE Transactions on Electron Devices, Vol. 38 (1991), No. 10, pages 2289-2400.

A typical field emission device comprises a conductive tip placed on a conductive electrode which usually forms the cathode electrode. The tip end is surrounded by a gate electrode. An appropriate voltage is applied between the cathode and the gate electrode to emit electrons into the vacuum. For the application of these field emission devices in the technical field of flat panel displays the tip and gate arrangement is encapsulated by an upper and lower glass plate. The upper glass plate contains the anode electrode and a phosphorous layer. An applied voltage between the cathode and the anode electrode accelerates the electrons emitted by the tips towards the phosphorous layer which emits visible light as usable in a display device. Gate and cathode electrodes are typically arranged in orthogonal stripes which allows matrix addressing of the electron emitting tips. Usually, an array of typically 1,000 tips is forming one pixel.

One major problem of the application of field emission devices as light emitting sources in flat panel displays is the non-uniformity in the emission characteristics of the multitude of tips. The reliability of tip emission depends on several factors like applied voltage, cleanliness of the tips, vacuum quality, geometry, materials, etc. The field emission is extremely sensitive

to the above cited factors. Despite the fact, the about 1,000 tips were electrically driven in parallel and should form one pixel, it was not able to achieve stable and uniformly illuminated pixels. Typically a few of the tips operating at a high current level bursted and caused short circuits between the cathode and the gate electrode. As a consequence, this short circuit disables a complete cathode and gate electrode stripe.

In A. Ghis et al: "Field Vacuum Devices: Fluorescent Microtip Displays", IEEE Transactions on Electron Devices, Vol. 38 (1991), No. 10, pages 2320 - 2322, which can be regarded as the nearest prior art document according to the structure of a field emission device of the present invention, a polysilicon resistive layer underlying a multitude of tips was introduced by which the current flowing through the tips was limited. Fig. 1 shows an electron emitting tip 1 which is connected via a resistive layer 2 to a conductive layer 3 which is the cathode electrode. This arrangement is built on a first glass substrate 4. The third conductive layer 5, which is the gate electrode, is separated from the first conductive layer 2 by a dielectric layer 6. The first conductive layer 2 acts as a series resistant layer for each tip 1.

Each pixel was divided in 50 groups of tips, each group consists of 36 tips. Each tip within a group is connected via a common polysilicon resistive layer to the cathode electrode which is meshed. Therefore, there is no cathode electrode metallization directly underneath the tips. Therefore, in case of a short circuit between one tip and its respective gate electrode the whole pixel (made of 50 groups) will not be affected. However, it is still disadvantageous that in case of a failure of one tip the respective complete group of tips will fail. It is also disadvantageous that there is a considerable voltage drop within one group of tips caused by the various distances between individual tips and the cathode electrode which leads to different values of the series resistance for each individual tip. This voltage drop requires a considerably higher driving voltage and also power consumption and results in less tip emission current. Furthermore, the voltage drop causes a non-uniform emission within one group of tips and therefore causes a non-uniformity in pixel brightness.

The method for fabricating of field emission devices has a significant influence on the performance of field emission devices in each of the applications of field emission devices mentioned above. In T. Asano: "Simulation of Geometrical Change Effects on Electrical Characteristics of Micrometer-Size Vacuum Triode with Field Emitters", IEEE Transactions on Electron Devices, Vol. 38 (1991), No. 10, pages 2392 - 2394, a simulation of the change in electrical characteristic of a field emission device due to changes in physical dimensions has been described. A major result of this simulation is that the deviation of the gate opening size more strongly effects the field strength near the tip than a misalignment of tip and gate aperture. Furthermore, the simulation shows that this effect is more pronounced when the gate voltage is low. These results show the significance of a well con-

10

15

20

25

30

35

40

45

50

trolled geometry of the field emission device and therefore the impact of an appropriate fabrication method.

In US patent no. 4,168,213 (Hoebrechts), US patent no. 5,126,287 (Jones) methods for fabricating field emission devices are described that use partially self aligned processing techniques. In the US patent no. 5,141,459 (Zimmerman), which can be regarded as the nearest prior art document according to the fabrication method of the present invention, a fabricating process for field emission cathodes using conformal layer deposition on a sacrificial dielectric layer is described. Since the diameter of the gate electrode aperture is a significant parameter for the emission efficiency, and therefore should be minimized to achieve high emission efficiency, it is disadvantageous-from the described fabrication process that a small gate aperture diameter can only be achieved by a high resolution lithographic, depositing, and etching technology, e.g. to realize submicron gate aperture diameter requires submicron lithographic, depositing, and etching technology. These high technology requirements are further more disadvantageous for the application of field emission devices in the technical field of flat panel displays with their typically large substrate dimensions.

Some of the prior art methods for fabricating field emission devices are using certain lithographic, depositing, and etching processes as normally used in the technical field of semiconductor process technology. In S.M. Sze: "VLSI Technology, McGraw-Hill, New York, 1988, theoretical and practical aspects of the VLSI (Very Large Scale Integration) technology, as the present standard for semiconductor process technology are described.

Objects of the Invention

It is an object of the invention to provide a field emission device with reliable and reproducible performance concerning the emission efficiency even in the case of geometrical variation of the tip-gate electrode arrangement. For the application of field emission devices in the technical field of flat panel displays using a multitude of tips forming one of a multitude of pixels it is another object of the invention to provide an electron emission device with a high uniformity in emission efficiency from tip to tip.

Concerning the method for fabricating a field emission device it is an object of the invention to provide a method for fabricating with relaxed process requirements for a given gate aperture diameter and a method for fabricating to allow the reliable control of the tip to gate distance.

Summary of the Invention

The objects of the invention are fulfilled by the characteristics stated in independent claims 1 and 11. Further arrangements of the invention are disclosed in the according dependent claims.

The invention as described in independent claim 1 eliminates the disadvantages previously described for the prior art. A field emission device with a series resistor formed by the tip itself can be directly connected to the supply electrode, e.g. the cathode electrode. As no additional resistive layer is required the fabricating process for such a field emission device is easier, more reliable, and cheaper. In the case of simultaneous use of a multitude of tips, the tip-individual series resistor offers higher tip to tip homogeneity of electron emission, since there is no voltage drop within a group of tips. Furthermore, the "no voltage drop" has the advantage of a lower supply voltage and therefore less power consumption. The less supply voltage also has the advantage to use a more convenient control electronics. Furthermore, it is advantageous from the tip individual series resistor that in the case of a failure, e.g. a short circuit between one tip and its related gate electrode, just this tip fails and all surrounding tips remain unchanged in performance. This offers a high homogeneity and a high overall emission efficiency even in the case of a failure.

In one embodiment of the invention as described in claim 2 the tip comprises a body of a first material forming the series resistor and a coating of a second material providing for electron emission. This separation of the tip in two components allows more flexibility in view to the optimization of both materials with respect to their objects. Furthermore, a particularly thin coating of the tip body with the relatively expensive electron emission material offers the possibility of cost reduction during the fabrication process.

In a further embodiment of the invention as described in claim 3 a high resistivity material is used for the body of the tip and a material with a low work function is used for the coating of the tip. This is advantageous since the high resistivity material allows the realization of a small tip geometry with significant resistance value. The low work function material is also advantageous since it allows a high emission efficiency already at relatively low voltages.

In a further embodiment of the invention as described in claim 4 the high resistivity material is a amorphous or polycrystalline silicon, which is no- or lowdoped and the low work function material is wolfram (W) of molybden (Mo). The use of silicon for the high resistivity material is advantageous, because the resistivity of silicon can be easily modified, either at the time of deposition of the silicon film or after deposition of the silicon film by using diffusion or ion implantation methods. Furthermore, silicon is a very usual material, available in very high purity, relatively low in cost, and can be deposited by various depositing methods. The use of wolfram or molybden as a low work function material is advantageous, because those material are very usual for electron emission devices and can be deposited by using standard depositing techniques and equipment.

In a further embodiment of the invention as described in claim 5, the tip is low-ohmic or directly connected to a first electrode, which is usually the cathode

15

20

25

30

40

45

50

55



electrode, and which is formed on a first substrate. This is advantageous since it offers a very low or even no voltage drop between the tip and the cathode electrode which leads to a high emission efficiency.

In a further embodiment of the invention as described in claim 6 the tip is centered in relation to a particularly circular gate aperture that is forming a second electrode, the gate electrode. This gate electrode allows advantageously easy and precise emission control. Furthermore, the emission and the acceleration of the emitted electrons can be controlled separately.

In a further embodiment of the invention as described in claim 7 the tip is opposed to a third electrode on a second substrate which comprises also a photon emitting layer. This third electrode is used for the acceleration of the emitted electrons and allows easy and precise control for the energy of electrons when arriving at the second substrate. The photo emitting layer allows advantageously the use of field emission devices as light emitting sources.

The invention discloses furthermore as described in claim 8 the use of field emission devices in the technical field of flat panel displays. Therefore, it is advantageous that field emission devices offer the possibility of realizing light emitting sources with high brightness, high contrast, low power consumption, and easy fabricating processes using standard semiconductor technology leading to a flexible and relatively cheap production method.

The use of a multitude of field emission devices in the field of flat panel displays with a pixel-oriented organization as described in claim 9 offers the advantage of easy adaption of the flat panel device to applications that require low or high brightness, low or high resolution, low or high contrast, and small or large display size.

The use of a multitude of field emission devices in the field of flat panel displays with a pixel-triple-organization as described in claim 10 offers the advantage of the possible realization of full color displays.

With the invention related to a method for fabricating a field emission device as described in independent claim 11, the disadvantages previously described for the prior art are eliminated. The fabrication method as disclosed in the present application offers the advantage of relaxed lithographic, etching, and depositing process requirements. Furthermore, this offers a higher flexibility concerning the selection of process technology and is in particular advantageous in view of large-size flat panel displays. It is also advantageous, that the disclosed fabrication method offers the possibility of easy and precise control of the tip-to-gate distance. Using the relaxed lithographic, etching, and depositing technology requirements this tip-to-gate distance can be well controlled even in the submicron region. A small tip-to-gate distance offers a high field emission efficiency at lower voltages and less power consumption which is in particular advantageous for battery powered arrangements as flat panel displays for mobile computers. The low supply voltage is furthermore advantageous because it allows a more convenient control electronics. It is a further advantage of the disclosed fabrication method that it provides a complete cathode, electron emission tip, and gate electrode. Furthermore, it is advantageous that the tip height and shape can be controlled easily.

In a further elaborated method of the invention as described in claim 12 it is advantageous that the molds are created by using a patterned photoresistive layer in combination with an appropriate wet or dry etching process and a reliable etch stop. Standard semiconductor technology offers a plurality of processes forming molds having the desired and well controlled tapering shape. Furthermore, the separation in first and second dielectric layer as described in the fabrication method is advantageous for providing a reliable etch stop on the first dielectric layer when creating the molds for the tips in the second dielectric layer. The accuracy which is defined by this etch stop defines later on the tip-to-gate electrode distance and the gate opening size which is one of the most important factors for electron emission efficiency and reliability. Furthermore, the separation in first and second conductive layer as described in the method for fabricating is advantageous since it allows the separate optimization of the first conductive layer for adapted resistivity and also the optimization of the second conductive layer for low-ohmic electrode cathode connection. Furthermore, it is advantageous that the coating with the third conductive layer simultaneously provides gate electrode metallization and tip coating without an additional patterning process.

In a further elaboration of the method for fabrication as described in claim 13 it is advantageous that the combination of SiO_2 - and Si_3N_4 -layers offers the possibility of selective etching with a high selectivity and a reliable etch stop. For the use of a polymer as well as for substrates or dielectric layer it is advantageous that the polymer can be removed by laser irradiation or can be dissolved chemically.

In a further elaborated method for fabrication as described in claim 14 the usage of semiconductor process technology offers high volume production, low cost, high precision and high reliability.

Due to the disclosed method for fabricating electron emission devices the tip height and radius is extremely uniform. The tip-to-gate electrode distance can easily be controlled down to submicron dimensions which allows field emission at low supply voltages. This leads to a lower power consumption which is an important fact for battery recharge cycles in portable display systems but allows also the use of a more convenient electronic control circuit. The disclosed method for fabrication allows a high degree of freedom in the choice of the critical materials like tip emitter metal and substrate sizes.

Brief Description of the Drawings

Fig. 1 shows the structure of electron emission devices as known from the prior art.

10

15

20

25

30

35

40

45

50

55

Fig. 2

shows a preferred embodiment of

the invention as far as related to the structure of the field emission device.

Fig. 3A shows an array of 4 x 4 groups, each group comprising a multitude of field emission devices.

Fig. 3B shows an enlargement of Fig. 3A; multitude of field emission devices.

Fig. 4A to Fig. 4L show a preferred embodiment of the invention according to the method for fabricating field emis-

sion devices.

Description of a Preferred Embodiment

One preferred embodiment of a field emission device and a preferred method for fabricating a field emission device according to the present invention will be described with reference to the accompanying drawings.

The Fig. 2 shows a cross-section of one preferred tip structure as disclosed in the present invention. The tip 1 itself comprises the series resistor and the tip body 9 is made of polysilicon. The tip body 9 also can be made of each other material that offers sufficient resistivity, as for example semiconductor materials like germanium or gallium arsenide. Furthermore, the tip body 9 can be made of a dielectric material which is covered with a resistive layer.

The tip body 9 is coated with a conductive material 7 offering low work function. The tip 1 is low-ohmic connected to a conductive layer 3, which is the cathode electrode. This cathode electrode 3 is formed by a conductive coating of a first glass substrate 4. The tip 1 is near to his base region surrounded by a first dielectric layer 8. This first dielectric layer 8 consists preferably of Si₃N₄. In the higher region the tip is surrounded, preferably circular surrounded, by a conductive gate electrode 5. The gate electrode 5 is separated from the first dielectric layer 8 by a second dielectric layer 6. The second dielectric layer 6 may be different from the first dielectric layer 8, preferably second dielectric layer 6 is made of SiO₂ and is thicker than the first dielectric layer 8.

For the use of a electron emission device in the field of flat panel displays a second glass substrate 10 is located opposite to the first glass substrate 4 and opposite to the tip 1. This second glass substrate 10 is covered with a transparent conductive electrode 11, as for example indium-tin oxide (ITO), which forms the anode electrode. This anode electrode 11 is at least partially covered with a phosphorous layer 12. The first glass substrate 4 and the second glass substrate 10 are hermetically bonded together and the intermediate space is evacuated. The distance between the tip 1 and the phos-

phorous layer 12 is typically between a few tenth of millimeter to few millimeters.

Due to a voltage between the gate electrode 5 and the cathode electrode 3, to which the tip 1 is connected, electrons emit from the tip 1 and are accelerated 13 in direction to the anode electrode 11 due to an applied voltage between the anode electrode 11 and the cathode electrode 3. When the accelerated electrons 13 arrive at the phosphorous layer 12, the phosphorous layer emits photons 14 with a wave length according to the composition of the phosphorous layer.

The Fig. 3A shows a 4 x 4 matrix of groups of tips 1. Such a group 16 of tips 1 is shown in the enlargement of Fig. 3B. Each group 16 comprises a multitude of tips 1 as shown in the enlargement of Fig. 3B. For the use of electron emission devices in the technical field of flat panel displays at least one of these groups 16 may act as a pixel. For the possibility to address each pixel separately, the gate electrode and the cathode electrode are organized in cathode electrode stripes 17 and gate electrode stripes 18. The stripes have a typical width of 300 μm and a typical spacing of 15 to 25 μm. The dielectric layer 6, which has a thickness of typically a few tenth of microns to few microns, between the cathode and the gate electrode stripes 17 and 18 is not shown in Fig. 3A. The typical dimensions of the tip organization within a group of tips 16, as shown in Fig. 3B, are ten micron for the center to center distance 19 of two tips and gate electrode hole diameters 20 of about 1 µm. The tip radius goes down to less than 50 nm.

The Figs. 4A - 4L show a process sequence as a preferred embodiment of the method for fabricating field emission devices as disclosed in the present invention. In Fig. 4A a first substrate 31, which is a sacrificial substrate, is coated with a first layer 32 of Si₃N₄ and subsequently with a second layer 33 of SiO2. The sacrificial substrate 31 could be for example a plate of relatively cheap polysilicon, typically used for making solar cells. The first layer 32 of Si₃N₄ may not be required at all depending on the material of the sacrificial substrate 31. Since all following processes may be low temperature processes with process temperatures of about or less than 300 °C, the sacrificial substrate 31 could also be for example a glass plate, where instead of the first layer of Si₃N₄ 32 a polymer release layer is applied, which could be removed later on by laser irradiation through the glass plate. The sacrificial substrate 31 could also be of a polymer and dissolved later on chemically. On top of the second layer 33 of SiO2 a photoresistive layer 34 is applied, optically exposed, and developed as shown in Fig. 4B. Since the critical dimension of the gate hole 35 of about one micron is in the disclosed concept at the bottom of the SiO₂ layer, the dimension 36 which has to be exposed in the resist depends on the desired slope angle 37, but will be in any case larger than the dimension of the gate hole 35 at the bottom of the second layer 33 of SiO₂. Preferably, the thickness of the photoresistive layer 34 is in the same range as the thickness of the second layer 33 of SiO2.

15

20

25

30

35

40

45

As shown in Fig. 4C the slope angle 37 achieved in the photoresistive layer profile will be transferred by an adequately chosen etch process, preferably a RIE (reactive ion etching) process, about 1:1 into the second layer 33 of SiO₂. The slope angle 37 of the photoresistive layer profile depends on the chosen lithographic method. Furthermore, the slope angle 37 can be adjusted by using an appropriate hard bake process and by an appropriate selection of photoresistive type and thickness. The RIE step to etch the second layer 33 of SiO2 can be a usual CF₄ process. To allow an overetch it is important that the first layer 32 underneath the second layer 33 has a lower etch rate. The most important purpose of the first layer 32, which is between the second layer 33 of SiO2 and the sacrificial substrate 31, is to act as an etch-stop for the RIE step. The accuracy, which is defined by this etchstop, defines later on the tip to gate electrode distance.

As shown in Fig. 4D a third layer 38 of Si₃N₄ is deposited on the surface, using physical or chemical depositing techniques, preferably a PECVD (plasma enhanced chemical vapor deposition) method. By using a non-conformal deposition technique less material is deposited at the sidewalls of the molds and at the bottom of the molds than at the top surface of the second layer 33 of SiO₂. Preferably Si₃N₄ can be used in this process step; it can be removed chemically later on with high selectivity against the second layer 33 of SiO2 and it acts furthermore as an etch stop in the later chemical mechanical polishing step.

The molds are now filled and the surface is coated by a deposition process step, preferably a PECVD process step, depositing intrinsic or low doped polysilicon for forming the resistive tip body.

As shown in Fig. 4E the polysilicon on top of the surface will be chemically-mechanically etched back, so that only the molds remain filled with polysilicon 42 and it remains no polysilicon on the surface 39.

As shown in Fig. 4F the cathode electrode 43 material, for example aluminum, indium-tin oxide or niobium, is now deposited. The required cathode electrode stripes can be realized by deposition through a metal mask, deposition through a lift-off mask or by sputtering the cathode electrode material and subsequent etching using a lithographic process.

As shown in Fig. 4G a second substrate 45 is prepared which is coated with a bonding layer 46. The bonding layer 46 has to enable the bonding of first and second substrate 31 and 45. The bonding layer 46 may be a metal layer to allow a metal 43 to metal 46 fusing, a low melting glass layer to allow glass sealing or a glue material as for example epoxy or polyimide to allow a glue bonding.

As shown in Fig. 4H the first substrate 31 with its cathode electrode layer 43 is bonded to the second substrate 45 with its bonding layer 46. The arrangement after successful bonding is shown in Fig. 4I.

As shown in Fig. 4J the first substrate 31 is removed. If the first substrate 31 is a polycrystalline silicon substrate, it can be dissolved by wet chemical etching. If the first substrate 31 is a glass plate substrate with a dissolvable polymer layer on the top, this layer can be dissolved by laser irradiation. If the first substrate 31 is an aluminum plate, it can be dissolved chemically. If the first substrate 31 is a polymer substrate, it can be dissolved either wet chemically or dissolved in a plasma. Mechanical grinding down to the last few microns of the first substrate material can be applied to all type of substrate materials. The first layer 32 of Si₃N₄ acts as an etch-stop either for chemical etching, plasma etching, or chemicallymechanically polishing.

As shown in Fig. 4K the surface 47 of second layer 33 of SiO2, which is now the top surface of the arrangement, defines the geometry and dimension of the gate hole 35. This surface 47 had to be protected during the first substrate 31 removal process. The first layer 32 of Si₃N₄ is removed completely on the surface of the arrangement and the third layer 38 of Si₃N₄ between the polysilicon tip 42 and the second layer 33 of SiO2 is partially removed, so that the polysilicon tip 42 is released.

As shown in Fig. 4L a final metal deposition is performed to create the gate electrode 48. This deposition is also performed through a stripped metal mask to create gate electrode stripes which are orthogonal to the cathode electrode stripes 43 but have the same width and distances of the stripes. Simultaneously this final metallization provides the coating 49 of the polysilicon tips 42. Since that tip coating 49 has to provide electron emission, a metal with low work function, e.g. W, Mo, or Al, should be used in this final metallization step. Due to the negative slope 50 of the oxide side walls the gate hole 35 acts as a mask for the tip 42 metal coating 49 and prevents a short-circuit between tip coating 49 and gate electrode 48. The gate hole 35 will be slightly reduced during this metallization process.

Claims

- A field emission device (15) comprising a tip (1) for emitting electrons (13) and a series resistor characterized in that said series resistor is formed by said tip (1) itself.
- The field emission device (15) according to claim 1 characterized in that said tip (1) comprises a body (9) of a first material and an at least partial coating (7) of a second material, wherein said body (9) of said first material forms the series resistor and said coating (7) of said sec-50 ond material provides for electron emission.
 - The field emission device (15) according to claim 2 characterized in that said first material is a material with high resistivity and said second material is a material with low work function.
 - The field emission device (15) according to claim 2 or 3

55

20

25

35

45

characterized in that said first material is a no- or low-doped amorphous or polycrystalline silicon and said second material is W or Mo.

5. The field emission device (15) according to one of claims 1 to 4 characterized in that said tip (1) with said series resistor is low-ohmic coupled, in particular directly connected, to a first electrode (3) which is formed as a conductive layer on a first substrate (4), especially a first glass substrate.

- 6. The field emission device (15) according to one of claims 1 to 5 characterized in that said tip (1) is centered in relation to a gate aperture (35), in particular a circular gate aperture, wherein said gate aperture forms a second electrode (5).
- 7. The field emission device (15) according to one of claims 1 to 6 characterized in that said tip (1) is opposed to a third electrode (11) which is formed as a conductive layer on a second substrate (10), especially a second glass substrate, said third electrode (11) comprises a photon-emitting layer (12), in particular a phosphorous layer.
- 8. The use of a field emission device (15) according to one of claims 1 to 7 in the technical field of flat panel displays, wherein said field emission device (15) in combination with said photon-emitting layer (12) acts as a light emitting source.
- 9. The use of a multitude of field emission devices (15) each according to claim 8 characterized in that said flat panel display is organized in a multitude of pixels, each of said pixels comprises at least one field emission device (15).
- 10. The use of a multitude of field emission devices (15) according to claim 8 or 9 characterized in that said flat panel display is organized in a multitude of pixel-triples, each of said pixel-triples comprises at least three field emission devices (15), one of said three field emission devices (15) for the colors red, green and blue, respectively.
- 11. A method for fabricating a field emission device (15), said method comprising the steps of:
 - a) using a first substrate (31),
 - b) creating molds (35, 37) for said tips,
 - c) depositing a conductive layer;

characterized in that said molds (35, 37) have a tapering shape (37) and further comprising the steps of:

- d) bonding said first substrate with a low-ohmic conductive layer (43) to a second substrate (45, 46),
- e) removing said first substrate (31), and
- f) metallizing said remaining second substrate (45), thus forming a gate electrode (48) and tip metallization (49).
- 15 12. The method for fabricating a field emission device (15) according to claim 11, wherein
 - a1) step a includes coating said first substrate (31) with a first dielectric layer of type A (32) and subsequently with a second dielectric layer of type B (33);
 - b1) step b includes creating said molds (35, 37) for the tips (9) in said second dielectric layer (33) using an appropriate patterned photoresistive layer (34) in combination with a wet or dry etching process and an etch-stop on said first dielectric layer (32); and
 - b2) recoating said first substrate with a third dielectric layer (38), said dielectric layer is preferably of type A;
 - c1) step c includes coating said first substrate with a first conductive layer (42), which is the resistive layer;
 - c2) partially etch-back of said first conductive layer (42), and
 - c3) subsequently coating said first substrate with a low-ohmic second conductive layer (43);
 - e1) step e includes removing at least partially said third dielectric layer (32); and
 - f1) step f includes coating said remaining second substrate with a third conductive layer (48).
 - The method for fabricating field emission devices
 (15) according to claim 12, wherein
 - said first substrate (31) is a polymer, a glass or a silicon substrate,
 - said first dielectric layer (32) is a Si₃N₄-layer or a polymer,
 - said second dielectric layer (33) is a SiO₂-layer,

7

55

BNSDOCID: <EP 0700063A1>

20



- said third dielectric layer (38) is a Si₃N₄-layer,
- said first conductive layer (42) has a high resistivity, as for example no- or low-doped polycrystalline silicon, and is forming a serial resistor,
- said partially etch-back uses a chemicalmechanical polishing step,
- said second conductive layer (43) has a low resistivity, as for example AI, and is forming a first electrode,
- said second substrate (45) is a glass substrate,
- said first substrate (31) is removed mechanically, chemically or by laser irradiation,
- said third dielectric layer (38) is at least partially removed by chemical etching, and
- said third conductive layer (48, 49) offers a low work function, as for example W or Mo.
- 14. The method for fabricating field emission devices (15) according to one of claims 11 to 13 characterized in that all said coating, removing, and structuring processes for the dielectric and conductive layers and for the substrate are performed with semiconductor 30 process technology.

35

40

45

50

55




FIG. 1 PRIOR ART






FIG. 2

FIG. 3A




EP 0 700 063 A1



 $\begin{array}{c|c}
 & 36 \\
 & 37 \\
 & -34 \\
 & -33 \\
 & -32 \\
 & -31
\end{array}$

FIG. 4A

FIG. 4B







FIG. 4C

FIG. 4D






FIG. 4E

FIG. 4F

EP 0 700 063 A1




FIG. 4G




FIG. 41




FIG. 4K




FIG. 4H




FIG. 4J




FIG. 4L



EUROPEAN SEARCH REPORT

Application Number

EP 94 11 3601

ategory	Citation of document with i	ndication, where appropriate,	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
X	WO-A-93 18536 (MCNC) * page 26, line 3 - page 28, line 25; claims 1,15,16,44; figures 14A-14M *		1-8,14	H01J1/30 H01J9/02 H01J31/12
K	US-A-4 990 766 (R.A. SIMMS ET AL.) * claims 1-5; figure 2 *		1	
(WO-A-91 12624 (MOTOROLA) * claims 1,8; figure 2C *		1	
(FR-A-2 650 119 (THO ELECTRONIQUES) * claims 1-6; figur		1	
A,D	IEEE TRANSACTIONS C vol.38, no.10, Octo pages 2320 - 2322 A.GHIS ET AL. 'seal * page 2321 *		1	
\	ONDE ELECTRIQUE, vol.71, no.6, Novem pages 36 - 42 R.BAPTIST 'ecrans f micropointes' page 38 *		1	TECHNICAL FIELDS SEARCHED (Int.Cl.6)
				·
	The present search report has b	een drawn up for all claims		
	Place of search	Date of completion of the search		Examiner
	THE HAGUE	9 February 1995	Var	den Bulcke, E
X : par Y : par doc	CATEGORY OF CITED DOCUME ticularly relevant if taken alone ticularly relevant if combined with an ument of the same category hoological background	NTS T: theory or princi E: earlier patent di after the filing other D: document cited L: document cited	ple underlying the ocument, but pub- date in the application for other reasons	e invention lished on, or

THIS PAGE BLANK (USPTO)